Parallel Viterbi Decoding by Breaking the Compareselect Feedback Bottleneck

نویسندگان

  • Gerhard Fettweis
  • Heinrich Meyr
چکیده

This paper presents a solution of implementing the add-compare-select (ACS) unit of a Viterbi decoder by parallel hardware for high data rates. For a fixed processing speed of the given hardware it allows a linear increase in throughput rate by a linear increase in hardware complexity. Thus arbitrary throughput rates can be achieved by linearly adding more parallel hardware elements. A systolic array implementation of this parallel ACS unit of a Viterbi decoder is presented.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Cascaded Feedforward Architectures for Parallel Viterbi Decoding

The Viterbi-Algorithm (VA) is a common application of dynamic programming. Since it contains a nonlinear feedback loop (ACS-feedback, ACS: add-compare-select), this loop is the bottleneck in high data rate implementations. In this paper we show that asymptotically the ACS-feedback no longer has to be processed recursively, i.e. there is no feedback, resulting in negligible performance loss. Thi...

متن کامل

Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck

The central unit of a Viterbi decoder is a data-dependent feedback loop which performs an add-compare-select (ACS) operation. This nonlinear recursion is the only bottleneck for a high-speed parallel implementation. This paper presents a solution to implement the Viterbi algorithm by parallel hardware for high data rates. For a fixed processing speed of given hardware it allows a linear speedup...

متن کامل

MINIMIZED METHOD VITERBI DECODING : 600 MBlTiS PER CHIP

The Viterbi-Algorithm is a common application of dynamic programming in communicat'ions. Since it has a nonlinear feedback loop, this loop is the bottleneck in high data rate implementations. We show that asymptotically the loop no longer has to be processed recursively, i.e. there is no feedback (resulting in negligible performance loss). This can be exploited to derive a purely feedforward me...

متن کامل

cient parallel algorithm for list Viterbi decoding

There is nowadays an increasing interest in list Viterbi decoding, especially for transmission of audio and video over wireless channels. List Viterbi decoding outperforms conventional Viterbi decoding at the expense of an increase in complexity. In this paper, we propose an e cient parallel list Viterbi algorithm with lower computational complexity and memory requirements. ? 2002 Elsevier Scie...

متن کامل

Implementation of High Throughput Soft Output Viterbi Decoders

The architectural considerations for VLSI implementations of soft output Viterbi decoders are presented. Structural transformation of the add-compareselect structures provides high throughput with small area overhead. Modifications to the survivor memory unit and a comparison between the register exchange and memory traceback methods are highlighted. A 4mm demonstration chip, consisting of two ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1989